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Abstract 
In recent years, the applications about multimedia have been developed rapidly. Digital media brings about conveniences to the 
people, because it is easy to be processed. At the same time, it enables the illegal attackers to attack the works. For the protection 
of data, there has been growing interest in developing effective techniques to discourage the unauthorized duplication of digital 
data. Digital watermarking is the process of embedding information into a digital signal in a way that is difficult to remove. The 
fragile and semi fragile watermarking techniques have some serious disadvantages like increased use of resources, larger area 
requirements, and high power consumption. In order to overcome this, robust invisible watermarking technique is used in this 
paper for images. A watermark is embedded in the host signal for authentication. The whole algorithm is designed and simulated 
using simulink block in MATLAB and then the algorithm is converted into Hardware Description Language (HDL) using Xilinx 
system generator tool. The algorithm is prototyped in virtex -6 (vsx315tff1156-2) FPGA. The results show that proposed design 
can operate at maximum frequency 344 MHz in Vertex 6 FPGA by consuming only 1.1 % of available device. 
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I. INTRODUCTION 
 
The process of digital watermarking involves the modification of the original multimedia data to embed a 
watermark containing key information such as authentication or copyright codes. The embedding method must leave 
the original data perceptually unchanged [1]. The major technical challenge is to design a highly robust digital 
watermarking technique, which discourages copyright [2] infringement by making the process of watermarking 
removal tedious and costly. A watermarking algorithm consists of the watermark, an embedding algorithm, and an 
extraction, or a detection algorithm [3]. In multimedia applications, embedded watermarks should be invisible, 
robust, and have a high capacity. Invisibility refers to the degree of distortion introduced by the watermark. 
Robustness is the resistance of an embedded watermark against intentional attacks such as noise. Capacity is the 
amount of data that can be represented by an embedded watermark [4].The most applicable and accurate method is 
invisible robust watermarking and that is used in this paper. Watermarking represents an efficient technology [5] [6] 
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for ensuring data integrity and data-origin authenticity. Because of its growing popularity, the Discrete Wavelet 
Transform (DWT) [4] is commonly used in the proposed watermarking scheme.  
 
               
 
                                                            Fig 1:  Basic block diagram 
 
 
II. RELATED WORKS 
 
This section provides the details about few hardware implementation of image watermarking algorithm 
implemented in FPGA. These algorithms are designed for different kinds of signals in various domains like spatial, 
wavelet, Discrete Cosine Transform (DCT) etc. 
P Karthigaikumar el at[1] introduced a new methodology to implement low power  robust invisible 
watermarking processor. The algorithm occupies 457 slices with less power. The algorithm is implemented both in 
FPGA and ASIC.  
A low area, low power FPGA implementation of image watermarking algorithm is introduced by  Sarju P 
Mohanty el at [2] and the cell usage of the algorithm is 122 and power is 1.19mW.  
A Mansorary et at[7]  introduced FPGA implementation of Fragile watermarking algorithm  and obtained 1112 
slices at 350 MHz frequency in vertex 6 FPGA and 2103 slices in vertex 4 with the frequency of 260 MHz.  
Sarju P Mohanty [8] introduced FPGA  based invisible image watermarking encoder and  838 cells are used for 
the implementation.  
Sugrev kaur et al[9] introduced a high speed area efficient DWT processor and achieved 15%.increase in speed. 
This proposed design consumed 117 mW power when it operates at maximum frequency of 231MHz.   
 
III. OVERVIEW OF PROPOSED WATERMARKING TECHNIQUE 
  
A watermarking algorithm consists of watermark, an embedding algorithm, and an extraction, or a detection 
algorithm. In multimedia applications, embedded watermarks should be invisible, robust, and have a high capacity. 
The Xilinx System Generator for DSP is a plug-in to Simulink that enables designers to develop high-performance 
DSP systems for Xilinx FPGAs. In this research, the invisible watermarking algorithm is designed and simulate a 
system using MATLAB, Simulink, and Xilinx library of bit/cycle-true models. The tool will then automatically 
generate synthesizable HDL code mapped to Xilinx FPGA. The detailed block diagram representation of proposed 
watermarking technique is given in fig 2. The function of main blocks are described as, 
 
 
 
 
1. Simulink Block Set 
In the VLSI implementation of digital watermarking, original image is converted into vector form. Then the 
entire decimal signal is converted into binary signals which mean bit form. The group of bits stored in a file and 
using the simulink block sets read an image in a bit by bit format. The secret image also read in the same way. 
Signal(s) Embedding function(E
Attacking 
function(A)
Detecting 
retrieval 
function(DR)
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2. Xilinx block set 
Embedding stage of Invisible robust watermarking algorithm which uses simulink and Xilinx block set is shown 
in fig 2. The DWT, inverse DWT (IDWT), embedding stages of proposed algorithm is carried out with the help of 
Xilinx block set. 
 
                                                               Fig 2:  DWT based Embedding stage 
 
The discrete wavelet transform has a huge number of applications in science, engineering, mathematics and 
computer science. Most notably, it is used for signal coding, to represent a discrete signal in a more redundant form, 
often as a preconditioning for compression. The DWT of a signal x is calculated by passing it through a series of 
filters [10]. First the samples are passed through a low pass filter with impulse response g resulting in a convolution 
of the two:     
  
……………………..(1) 
 
The signal is also decomposed simultaneously using a high-pass filter h. The outputs giving the detail 
coefficients (from the high-pass filter) and approximation coefficients (from the low-pass). The Discrete Wavelet 
Transform, which is based on sub-band coding, is found to yield a fast computation of Wavelet Transform. It is easy 
to implement and reduces the computation time and resources required. It uses filter banks for the construction of 
the multi resolution time-frequency plane [10]. The fig 3 shows the decomposition of image in different level using 
DWT method. 
 
 
Fig 3 Wavelet decomposition 
 
  The Discrete Wavelet Transform analyzes the signal at different frequency bands with different resolutions 
by decomposing the signal into an approximation and detail information. The decomposition of the signal into 
different frequency bands obtained by successive high pass g[n] and low pass h[n] filtering of the time domain 
signal. The combination of high pass g[n] and low pass filter h[n] comprise a pair of analyzing filters. The output of 
each filter contains half the frequency content, but an equal amount of samples as the input signal. The two outputs 
together contain the same frequency content as the input signal; however the amount of data is doubled. Therefore 
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down sampling by a factor two, denoted by 2, is applied to the outputs of the filters in the analysis bank. The fig 4 
shows DWT implementation in Xilinx block set. 
 
 
Fig 4  DWT Implementation 
After the DWT decomposition of secret image and original image, embed the bits from the Secret image in 
to the  original input image bits. Finally the image which is in the bit form is converted into an image using simulink 
block set to get the Watermarked image. In this work Vertex 6 FPGA device is used for the implementation of 
Watermarking embedding stage. At the extraction stage, all the steps are reversed to obtain the original image and 
watermark and is shown in fig 5. 
 
Fig 5: Extraction stage 
 
IV. RESULTS AND DISCUSSION 
i) Simulation Results 
Model-Based Design to target FPGAs can design and simulate systems with MATLAB Simulink and 
Stateflow and then generate bit-true, cycle-accurate, synthesizable Verilog and VHDL code using Simulink HDL 
Coder. They can then use Xilinx System Generator for DSP, a plug-in to Simulink code generation software, to 
automatically generate synthesizable HDL code. The Xilinx System Generator for DSP is a plug-in to Simulink that 
enables designers to develop high-performance DSP systems for Xilinx FPGAs. Additionally, it provides automatic 
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generation of a HDL testbench, which enables design verification upon implementation. The proposed 
watermarking algorithm is tested with some images and its performance are compared with existing works. 
System Generator works within the Simulink model-based design methodology. The proposed model has 
designed and simulated using Simulink and Xilinx System Generator block sets. The simulated has been 
accomplished by using DWT filter in the proposed model. One of the most important features that makes the 
recognition of images possible by humans is color. The cameraman image shown in fig 6 is the input image. In this 
work a [256×256] dimensional matrix is represented as input image which is a gray scale image. The cameraman 
image converted to vector format and then decimal to binary conversion also done. In multimedia applications, 
embedded watermarks should be invisible, robust, and have a high capacity. In this case MCK image shown in Fig 6 
used as secret image. MCK image is [256×256] dimensional matrix and which convert to vector form. The decimal 
values converted to   binary format. The Xilinx block set is used to read the image in the bit form. The discrete 
wavelet transformed output of secret image and that DWT output of Secret image shown in Fig 7 will embedded 
into DWT output  part of the cameraman  image shown in fig 8. 
 
  
Fig 6    Input cameraman image                                                  Fig 7.Input Secret image 
 
       The DWT filter uses high pass and low pass filter to decompose the image into its detail and approximate 
information respectively. The decomposition process can be iterated with successive approximations being 
decomposed into many lower resolution components. 2D-DWT is applied on grayscale image which is shown in   
fig 8 and 9. It transforms an image into sub-bands such that the wavelet coefficients in the lower level sub-bands 
typically contain more energy than those in higher level sub-bands. It can be accomplished by applying one-
dimensional DWT filter in a separable manner[11]. The first stage of the DWT divides an image into four sub-bands 
by applying low-pass and high pass filters. The first level of decomposition is consists of two steps. In the first step, 
each row of an image is transformed using a 1D vertical analysis filter bank. In the first level decomposition, each 
column of the transformed image is again transformed using same filter bank horizontally. Thus first level of 
decomposition produces four filtered and sub-sampled images. For the second level of decomposition, DWT further 
divides the lowest sub-band using the same filtering method as above. The lowest sub-band has been decomposed 
into further four sub-bands. Each row and column of the lowest sub-band has been replaced by 1D-DWT.  
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  Fig 8. DWT of cameraman image       Fig 9.DWT of Secret image   Fig 10. Watermarked cameraman  image 
 
 
The DWT output of secret MCK image and that DWT output of Secret image shown in fig 9 will embed in to DWT 
output  part of the cameraman  image  shown in Fig 8. 
 
The watermarked gray scale image looks like input image which is shown in Fig 10.The developed VHDL code has 
been simulated using Modelsim, synthesized using Xilinx Synthesizer tool (XST) and implemented on Vertex 6   
(6vsx315tff1156-2) FPGA device. The recovered secret and input image is shown in fig 11 and 12. 
 
 
                   Fig 11.Recovered secret  image                              Fig 12.Recovered cameraman  image 
 
ii) Synthesis results 
The synthesizer converts HDL (VHDL/Verilog) code into a gate-level netlist. By default Xilinx ISE uses built-
in synthesizer XST (Xilinx Synthesis Technology). Other synthesizers can also be used. Here in this paper, Xilinx 
12.1 version is used to synthesis the entire design. The targeted FPGA is Virtex 6. The synthesis report contains a 
summary of the FPGA utilization as estimated during the synthesis of the FPGA. The table 1 shows the design 
summary for entire structure.  
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Table 1: Device utilization summary of invisible watermarking algorithm 
.  
   
 
 
The maximum frequency reported for the entire design is 344.329 MHz.  The schematic diagram for the entire 
architecture is shown in fig 13. 
 
Fig 13: Schematic Diagram of invisible watermarking algorithm 
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iii) Performance Analysis 
The comparison with existing algorithm is very important for evaluating the efficiency of the proposed design. 
The comparison is performed  on the basis of  area requirements, time and operating frequency. 
       The related works shows that different architectures are introduced for invisible robust watermarking algorithm 
to get sufficient area requirements, speed which are suitable for various applications. The table 2 shows the 
comparison of the proposed algorithm with previous works. The highest operating frequency reported in the 
previous works is 143.04 MHz with 23 % device utilization. The present work gives maximum frequency of 
344.329 MHz with 1.1 % device utilization. 
   Table 2: Area Comparison summary of proposed invisible watermarking algorithm 
 
 
 
 
 
V. Conclusion 
 
In this technique, high speed and area efficient DWT based robust invisible image watermarking technique for 
color and gray scale images was performed. The RGB image is converted to HSV and watermarked by using 
discrete wavelet transform. Watermarking embedded stage and extraction stage is designed using invisible 
watermarking algorithm. Here the host signal is an image and after embedding the secret data a watermarked image 
is obtained and then extracts secret image and original image separately. FPGA implementation of proposed 
invisible watermarking algorithm can operate at a maximum frequency of 344 MHz .An improvement of speed has 
been achieved by consuming considerably less number of resources of Vertex 6 (6vsx315tff1156-2) FPGA device to 
provide cost effective solutions for real time image processing applications. 
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